Particle-in-cell (PIC) simulations with Monte-Carlo collisions are used in plasma science to explore a variety of kinetic effects. One major problem is the long runtime of such simulations. Even on modern computer systems, PIC codes take a considerable amount of time for convergence. Most of the computations can be massively parallelized, since particles behave independently of each other within one time step. Current graphics processing units (GPUs) offer an attractive means for execution of the parallelized code. In this contribution we show a one-dimensional PIC code running on Nvidia R GPUs using the CUDA TM environment. A distinctive feature of the code is that size of the cells that the code uses to sort the particles with respect to their coordinates is comparable to size of the grid cells used for discretization of the electric field. Hence, we call the corresponding algorithm "fine-sorting". Implementation details and optimization of the code are discussed and the speed-up compared to classical CPU approaches is computed.
Introduction
In the past years, the development of central processing units (CPUs) for consumers changed from just increasing the clock frequency and integrating special functions into the core to the design of processors with multiple cores. Accordingly, the use of parallel computing becomes more and more important, even though most computer programs presently do not take advantage of this possibility. One branch that optimized the parallelization perfectly and also optimized their hardware for that purpose is the manufacturing industry of graphics cards. Modern 3-D applications allow for the parallel computation of many independent values, such as pixels on a display.
Number of scientific efforts that take advantage of the computational power of graphics processing units (GPU) is growing. Recently, many publications were made where calculations benefit from the speed of graphics processing units [1, 2, 3, 4, 5, 6, 7] . Main convenience of this approach is a high speed multi core processing unit that is comparatively low priced.
Low pressure plasmas play a major role in a wide range of industrial applications, including, among other things, semi-conductor processing, surface coating or sterilization processes. Characteristics of these gas discharges, such as pressure, input power, reactor sizes, length scales of particle collisions or the typical length of electric field screening (Debye-length) span several orders of magnitude, depending on the actual application. This makes modeling extremely difficult, because many assumptions or simplifications of a specific model are usually only applicable to a particular case.
Fluid models, which consider velocity distributions functions (mostly Maxwellian) become improper under certain conditions, due to their nature of using integral quantities and principles like diffusion. PIC simulations [8, 9, 10] trace particles (as electrons and ions) on their way inside a plasma, being impacted by collisions, the electric field and the walls of the reactor. Thereby, distribution functions of particles are approximated by PIC simulations. By averaging (time or space integrations) over certain quantities, macroscopic and measurable values such as particle density, flux and current can be calculated. Since only a few assumptions are made, particle-in-cell (PIC) simulations retain most of the fundamental, nonlinear effects in a plasma.
In this article we present a PIC code parallelized for execution on a graphics card, using Nvidia's CUDA environment in C. In the second section we give a short introduction into particle-in-cell simulations. In section 3 the algorithm is explained in detail. In section 4 we run the code under different conditions and obtain parameters for an optimized speed-up.
Particle-In-Cell Basics
Particle-in-cell simulations follow the movement of charged particles inside a plasma. Actually, every simulated (super) particle represents a certain amount of real particles. Particle locations and velocities are defined in continuum space, whereas charge density, electric potential and field are defined on a spatial grid of size N grid . This work examines one spatial and three velocity components of the particles. Figure 1 shows the modules of the PIC algorithm, that are passed through every finite time step ∆t. Beginning at the top, charge density is calculated by weighting particles on the grid, using a linear interpolation (first order) scheme in this work. After that, Poisson's equation is solved and the electric field is calculated. Field values on the grid point are interpolated to particle positions and then particles accelerate and move inside the simulation box.
Particles that left the finite box are removed from the simulation every ∆t. If secondary electrons or electron reflection are featured, electrons are inserted at the boundaries. Now collisions take place, handled by a Monte-Carlo module and the loop is closed.
To render an actual plasma behavior, some conditions have to be satisfied. The finite grid spacing (distance between two grid points) has to be smaller than the Debye-length to resolve field effects on the correct length scale. Additionally, time step size has to be small enough to resolve the highest frequency processes in the system, which are oscillations with electron plasma frequency. Recently it was shown that the number of particles inside a Debye-sphere has to be larger than expected until then to reduce or avoid spurious numerical effects [11] . All this leads to an enormous amount of computational power, needed by such simulations.
Implementation Details

GPU Programming with CUDA
Nvidia's Compute Unified Device Architecture (CUDA) is an architecture for parallel computations on graphics processing units. Programs are written in the programming language C as regular C-code with some extensions to provide access to the GPU [12] .
Graphics cards have a number of parallel multiprocessors, depending on the generation and model of the GPU. A multiprocessor features a certain amount of processor cores, each having its own fast register memory, but the cores of a multiprocessor also share the on-chip shared memory space. All different multiprocessors have access to the large global memory. Additionally, there are two cached read-only memory spaces, constant memory and texture memory. Special functions, called kernels, run on the GPU in parallel, using thousands or millions of independent threads. Threads are grouped into thread blocks, whose size is chosen by the programmer. All threads of such a block run on the same physical multiprocessor, thus having access to the same shared memory space. Constant and texture memory are read-only spaces for threads and can be exclusively filled with data from outside a kernel by special functions.
Data Structure
Particle data is stored in a float4 array, using the x, y and z component for velocities and the w component for the location of a particle. Each particle species (such as electrons or ions) uses its own array. All arrays are divided into sorting cells, each of the same fixed size (figure 2). Each sorting cell in GPU memory belongs to a certain region in configuration space, accordingly all particles within a sorting cell are close to each other. Information on how many particles N i currently reside in a sorting cell is stored in an integer array, one integer for each cell. All sorting cells therefore are partially filled with the currently residing particles and the rest is free for new particles entering the cell.
Such sorting cells in memory can contain multiple grid points of the particlein-cell spatial grid, that defines the values of charge density, potential and field. The number of grid points per sorting cell N gc can be configured by the user at the beginning of a simulation and influences the speed.
If a kernel is called, each sorting cell is handled by a single block of threads (and thus a single multiprocessor, figure 3 ). Using the information from the integer array (current number of particles inside a sorting cell), threads of a block can treat (e.g. push) all valid particles of a sorting cell and leave the remaining parts of the float4 array unaffected.
The advantage of a fine-sorting code is, that this kind of code allows for a straightforward and fast implementation of nonlinear collision processes (i.e. Coulomb collisions) through the binary collisions, which is difficult otherwise. In this case, size of the sorting cells must not exceed the Debye-length. Additionally, other modules of the PIC cycle benefit from the fine-sorting approach, as stated in the following. A good overview of advantages and drawbacks of different ways of GPU implementations can be found in [13] . It is worth noting that unlike the codes on CPUs, such as [14] , we did not observe any significant improvement of the code run-time compared to an alternative GPU algorithm, where particle data is unsorted, as will be described in our future work.
Normalization
Equations are normalized to minimize the amount of additional factors and thereby reduce the computational effort by the code. Finite difference integration of the equations of motion lead to multiplications with the time step ∆t, so normalizing time t on this time step leads to the simplest case of a multiplication with 1 t → ∆t ·t Determination of the nearest grid point p i of a particle is an important part of all grid dependent calculations. Normalizing the spatial coordinate x on the lattice spacing ∆x x → ∆x ·x involves a single type casting operation (float to integer) to calculate p i . To simplify the charge density assignment, charge density ρ is normalized on the charge density of a single super-particle
with Q, the charge of super-particle and A e the electrode area of the discharge. with 0 , the the vacuum permittivity. Electric field is normalized on
and velocities are normalized on
Skipping all tildes for normalized values, the equations read
with M the mass of a super-particle.
Charge Density Assignment
Before the kernel is started, the number of particles in each sorting cell N i is copied to constant memory. All threads of a block treat particles of a single sorting cell. Therefore particles of one block only contribute to a small area in the charge density array, namely N gc grid points belonging to that sorting cell (figure 4).
Threads allocate a local array of N gc floats in register memory and initialize the array with zeros. Afterwards each thread starts loading a particle to register memory, adding its charge to the local charge density array. The i-th thread sorting cell i (particles) Figure 5 : Charge density calculation. Threads sum rho in register memory, exemplary shown for only four threads and a single sorting cell i. The reduction is done using shared memory, the last active thread stores the result in global memory.
of each block thereby executes the i-th particle of the sorting cell. If there are more particles than the size of the block, this procedure is repeated in strides equal to the block size as many times as needed. Once all particles are done, a reduction in shared memory starts. Each thread copies its whole local array to a shared memory array. Now half of the threads becomes inactive. Each active thread adds the charge density of an inactive thread to its own shared array. Again and again half of the threads becomes inactive, until only a single thread is left. This thread copies the reduced charge density of the current cell to global memory. The very left and right grid points of a sorting cell are used by the cell and the neighboring cell, respectively. To avoid global memory atomics, the right grid point of each sorting cell is stored separately in a float array in global memory and is added to the charge density in a subsequent kernel function. The whole procedure is shown in figure 5 .
Field Solver
Discretizing Eq.(1) with finite differences leads to a tridiagonal matrix. A detailed description of including different boundary conditions can be found in [15] . Solving can be done very efficiently serially on the CPU, using the Thomas algorithm [16] , an optimized Gaussian elimination scheme for tridiagonal matrices.
Since charge density is calculated on the GPU, the array must be copied to CPU memory, Poisson's equation is solved and the electric field is calculated. After this, the electric field array is copied to GPU constant memory. Despite the amount of memory transfer between CPU and GPU, this module takes only a small part of the run-time of the PIC cycle. For one million electrons and ions, respectively, and 800 grid points for the field, data copy and solving takes about 3.55% of the run-time of a cycle. Thus, a more complicated parallel approach that runs completely on the GPU does not seem to be worth it for a onedimensional simulation. For large number of grid points or a two-dimensional approach, this is of course not the case.
Particle Pusher
In this kernel, the current number of particles in each sorting cell N i and the electric field are read from constant memory. Each thread loads a particle to register memory and updates the particle velocity by multiplying the interpolated field with κ (Eq. (3)). After this, the new particle location is calculated (Eq. (4)), using the new velocity. This relates to the commonly used leap-frog algorithm, where location and velocity are separated in time by half of a time step [9, 8] .
The result is stored in global memory. Just as for charge density assignment, threads will load additional particles, if the number of particles exceeds the block size.
Fine-Sorting Algorithm
After each pushing, some particles reside in incorrect sorting cells. Since the Courant-condition [9, 8] needs to be satisfied, this is only a small fraction of particles.
v e is the thermal velocity of electrons, so inequality (5) basically means, that only a small number of particles leaves its sorting cell during one time step. Accordingly, sorting is optimized for a "nearly sorted" particle array.
In a first kernel, threads copy incorrect particles to free positions at the end of their current sorting cell. This memory space serves as a buffer for sorting particles (see Fig. (6) ). Since particles of one sorting cell are checked in parallel by threads of a single block, all threads have access to the same shared memory. Hence, a counter N index, i in shared memory can provide indices for the new particle positions at the end of the sorting cell. If a thread spots an invalid particle, it decreases N index, i by one, using the atomicSub function and thereby gets the new index.
After this, each sorting cell has gaps (blue symbols in Fig.(6) ) which have to be filled with valid particles. Threads scan particles a second time and fill the gaps with information from the last valid particle in each sorting cell, respectively (Fig.(7) ). Therefore a second counter in shared memory allocates correct sorting cell i used unused particle's indices at position N i , N i − 1 and so on. These two steps can be included in the particle pusher, to re-use particle data efficiently and thereby reduce the memory transfer from global memory. The number of rejected particles in each sorting cell and the new number of valid particles N i are stored in integer arrays in global memory. The second step of sorting starts in a new kernel. Again, a thread block is started for each sorting cell i. Now, half of the threads checks the rejected particles of the left neighbor i − 1, the other half checks the right neighbor i + 1 (figure 8). A counter in shared memory defines the new particle index in sorting cell i and is incremented with the atomicAdd function. Particles from the neighboring sorting cells are just read, so no atomic operations are needed in global memory. The updated number of valid particles is stored in global memory.
The last kernel of the sorting algorithm has to identify rejected particles, that are not sorted into the correct sorting cells yet. These are rare particles that moved farther than one sorting cell. Threads of a thread block now check rejected particles of its own sorting cell. If such a fast particle is located, its information is copied to the correct sorting cell (Fig.(9) ). For assigning indices to the particle, a counter in global memory is needed. This is the sole exception for the use of atomic functions in global memory. Since threads from all blocks access the same indices this step has to be done in global instead of shared memory. Again, the number of particles is stored in global memory. After this, sc i sc i-2 sc i-3 sc i+2 sc i+3 Figure 9: Step 3 of the sorting algorithm. Threads of block i copy rejected particles from their own sorting cell (sc) to other cells using atomic functions in global memory for the index counter.
all particles are arranged in correct sorting cells.
Monte-Carlo Collisions
Monte-Carlo collisions are treated by a modified null collision method. A detailed description of the standard algorithm can be found in [17, 18] .
Here, null collision frequency ν 0 is calculated once in the usual way, but instead of picking
particles randomly from the total N p number of particles, a random number p is drawn for every particle. This number is compared with P 0 , the null collision probability. For p < P 0 the regular null collision algorithm is started, that is calculating collision cross sections and probabilities for the current particle. At an average N 0 particles run through the standard null collision algorithm, which satisfies equation 6. Using this modified null collision method, global memory atomics can be avoided, because every particle is just treated by one individual thread. If a particle is created due to ionization, it is injected into the sorting cell of the colliding electron. Thus, a counter in shared memory can allocate indices for those new particles. Consequently, each thread needs its own random number generator (RNG). In principal, every RNG that uses only a single seed is sufficient, because memory access for initializing the RNG has to be small for a fast implementation. In this work we use a 3-xor-shift (11, 7, 12) generator [19] , which can produce random numbers very quickly on the GPU. An unsigned integer array allocates seeds. Each thread loads its own seed from global memory, generates a certain number of random values and stores the last seed back to global memory.
CPU simulations usually use look-up tables for collision cross sections. On the GPU, simple functions, using only products and sums, can be much faster than scattered reads from memory. Therefore, cross sections for argon are calculated directly, using approximations of measured values [20, 21, 22] .
Even though this implementation creates lots of branches, it is much faster than CPU collision handling.
Optimizing the Parameters and Speed-up Measurements
Variation of Grid Points per Sorting Cell
The algorithm sorts particles into sorting cells, which can contain any number of grid points of the charge density or rather the electric field array (figure 4). At the smallest possible size, there are just two grid points per sorting cell, one on the left, one on the right. The number of particles inside each sorting cell is low and all kernels have to be called for a large number of cells. It is obvious, that overhead due to calling functions and kernels slows down this approach. On the other hand, the reduction algorithm is not suitable for a large number of grid points per sorting cell N gc and also the amount of register memory can be limiting. Thus, the GPU may run slower than for smaller sorting cells. Also, there is an upper boundary on N gc governed by the requirement that sorting cell size does not exceed the Debye-length, in case one wants to implement Coulomb collisions.
Between these to extremes one can suspect an optimized version. Figure  10 shows the run-time of a single cycle of the simulation as a function of N gc . In fact, a minimum can be found for N gc = 3. Note, that for some cases the minimum is found at N gc = 4, depending on the generation of GPU and all input values of the simulation.
Variation of the Block Size
CUDA allows for choosing the size of blocks with a maximum of 512 or 1024 threads per block, for compute capability 1.2 and 2.0 hardware, respectively. In many applications, large blocks with many parallel threads are the best choice. Since CUDA hides memory access latencies of a thread by handling other threads meanwhile, small blocks are usually not the best option. For different inputs a block size of 128 had the best performance. Figure 11 shows the run-time over the block size for a system of 500,000 ions and electrons, respectively. These results were obtained with the same block size for all different kernels, but also every single module showed a similar behavior. 
Electrical Grid Size Dependence
In this section the number of grid points N grid of the electric field lattice is changed. The total number of particles and the number of grid points per sorting cell N gc remain constant. Figure 12 shows a nearly linear dependence of the execution time on N grid . By increasing N grid , also the CUDA kernel grid size rises and a larger number of CUDA blocks has to be called. All dependencies are linear, small variances in figure 12 can be explained by changing number of particles per sorting cell. This behavior is different from CPU implementations, where run-time is nearly independent of the electric field grid size.
Speed-up to CPU
For comparison to classical CPU approaches, all diagnostics in CPU code xpdp1 [23] were removed, so only the plain PIC algorithm remains. For testing issues we use a GTX480 GPU and a single core of an Intel i7 870 CPU running at 2.93 GHz. These two devices are not only comparable with regard to upto-dateness when establishing this study, but also in respect of their costs. For the test case of 500.000 ions and electrons (respectively) at a pressure of 20 Pa, a single time step takes about 13.70 ms on the CPU and about 1.09 ms on the GPU. Figure 13 shows the speed-up of the fine-sorted GPU algorithm compared to the CPU code for three different pressures. Speed-up is calculated by dividing the CPU run-time by the GPU run-time. For increasing number of particles N total the system behaves as expected: low number of particles can not utilize the GPU fully, so increasing N total also enhances the speed-up. For lower numbers of particles (in the range of a few thousands), overhead from calling functions on the GPU and data transfer between CPU and GPU memory becomes more and more important. Hence the CPU code can become faster than the GPU for very small systems. Since PIC statistics improve with larger systems [11] , we attended to larger systems in our study. Functions in figure 13 are not saturated in respect of N total , so for very large systems even higher speed-ups than 20 can be expected.
Increasing the pressure from 1 Pa to 20 Pa slows down the GPU algorithm for high values of N total . This is not obvious, since higher collision rates result in less branches and thereby advantages for the GPU. At a pressure of 1 Pa, Monte-Carlo collisions only take a negligible fraction of a cycle's execution time, so do not influence the speed-up. For increasing pressure, the collision module becomes more and more important. For a pressure of 20 Pa the speed-up of just the Monte-Carlo collisions is about 11.5 for a system of 1,000,000 electrons and ions, respectively. Now the total speed-up for 1 Pa (about 15.2) is higher than this value, so if collisions become more important, the whole speed-up decreases.
An increase in pressure from 20 Pa to 100 Pa makes the simulation slightly faster. Again, the collisions become more important regarding the run-time of a cycle, but this time the collision module is more than 19 times faster than the 1 Pa case. This results in an overall increase in speed.
As on the CPU, most of the time is spend for all particle related tasks, pusher, charge density assignment and for high pressure also the Monte-Carlo module. Fine-sorting of particles of course also takes a considerable amount of time.
Summary and Conclusion
A fine-sorting particle-in-cell code, running on a single graphics processing unit was implemented, using Nvidia's CUDA environment. For testing we used newest generation GPU and CPU. All in all for a normal range of input parameters, speed-ups of about 10-20 compared to a classical CPU code could be observed. A major advantage of the fine-sorting algorithm is that it allows for a straightforward implementation of binary collisions.
The code is not bounded to any special (small) grid size. Thus, algorithms can be used for two-dimensional PIC codes, except for the field solving. Due to large numbers of particles and an efficient two-dimensional field solver, much higher speed-ups than in the one-dimensional case can be expected.
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